

WHAT IS CLAIMED IS:

5

1. A packet data processing apparatus for processing a packet received from a network by a processor, comprising:

10

a packet data access part, which has a plurality of registers arranged in series, shifting the received packet through the plurality of registers toward an outlet in synchronization with a clock,

15

wherein the processor processes the received packet while the received packet is being shifting through the plurality of registers.

Sub
A1

20

2. The packet data processing apparatus as claimed in claim 1, further comprising:

25

an intermediate data maintaining part, which has a plurality of registers arranged in series, sequentially shifting intermediate data showing a process result of the received packet through the plurality of registers toward the outlet in synchronization with the clock.

30

3. The packet data processing apparatus as claimed in claim 1, further comprising a search table, wherein said processor searches the search table by using data of the received packet, and retrieves information corresponding to the data of

007090-62578560

the received packet.

5

4. The packet data processing apparatus as claimed in claim 1, wherein said processor processes the received packet being shifted by said packet data access part in accordance with a set of instructions.

10

Sub
A1

15

5. The packet data processing apparatus as claimed in claim 4, wherein the set of sequential instructions is for executing a checksum calculation for the received packet.

20

25

6. The packet data processing apparatus as claimed in claim 4, wherein the set of sequential instructions is for executing a Time-To-Live calculation for the received packet.

30

7. The packet data processing apparatus as claimed in claim 1, further comprising a search table, wherein said processor searches said search table for transmission interface information by using a destination address stored in the received packet, and retrieves the transmission interface information corresponding to the destination address, in

007090-63578560

accordance with a set of instructions for forwarding the received packet to the destination address while the received packet is shifted by said packet data access part.

5

- Sub A1
8. A packet relay apparatus for
forwarding a packet received from a network,
comprising:
a plurality of processors being connected
in series, each processor comprising:
a packet data access part, which has a
plurality of registers arranged in series, shifting
the received packet through the plurality of
registers toward an outlet in synchronization with a
clock,
wherein the processor processes the
received packet while the received packet is being
shifting through the plurality of registers.

25

9. The packet relay apparatus as claimed
in claim 8, wherein each processor independently
processes the received packet being shifted by said
packet data access part in accordance with a
different instruction order.

35

10. The packet relay apparatus as claimed
in claim 8, further comprising:
a shared data access part, which has at

007000-63578560

least one register, capable of being accessed by the plurality of processors connected in series.

5

Sub A1

11. The packet data processing apparatus
as claimed in claim 1, further comprising:
a write-position changing part changing a
write-position of said plurality of registers of the
packet data access part where the write-position
defines an inlet point at which said packet data
access part receives the packet from an exterior
thereof.

15

12. The packet data processing apparatus
as claimed in claim 1, further comprising:
a send-position changing part changing a
send-position of said plurality of registers of the
packet data access part where the send-position
defines an outlet point at which said packet data
access part sends the packet to an exterior thereof.

00000000000000000000000000000000